Automatic Generation of Validated Specific Epitope Sets
نویسندگان
چکیده
منابع مشابه
Automatic Generation of Validated Specific Epitope Sets
Accurate measurement of B and T cell responses is a valuable tool to study autoimmunity, allergies, immunity to pathogens, and host-pathogen interactions and assist in the design and evaluation of T cell vaccines and immunotherapies. In this context, it is desirable to elucidate a method to select validated reference sets of epitopes to allow detection of T and B cells. However, the ever-growin...
متن کاملAutomatic Generation of Minimal Cut Sets
A cut set is a collection of component failure modes that could lead to a system failure. Cut Set Analysis (CSA) is applied to critical systems to identify and rank system vulnerabilities at design time. Model checking tools have been used to automate the generation of minimal cut sets but are generally based on checking reachability of system failure states. This paper describes a new approach...
متن کاملValidated Computation of Heteroclinic Sets
In this work we develop a method for computing mathematically rigorous enclosures of some one dimensional manifolds of heteroclinic orbits for nonlinear maps. Our method exploits a rigorous curve following argument build on high order Taylor approximation of the local stable/unstable manifolds. The curve following argument is a uniform interval Newton method applied on short line segments. The ...
متن کاملAutomatic generation of platform-specific transformation
The current paper presents a new approach using generic and meta-transformations for generating platform-specific transformer plugins from model transformation specifications defined by a combination of graph transformation and abstract state machine rules (as used within the VIATRA2 framework). The essence of the approach is to store transformation rules as ordinary models in the model space, ...
متن کاملAutomatic Generation of FPGA-Specific Pipelined Accelerators
Recent increase in the complexity of the circuits has brought high-level synthesis tools as a must in the digital circuit design. However, these tools come with several limitations, and one of them is the efficient use of pipelined arithmetic operators. This paper explains how to generate efficient hardware with pipelined operators for regular codes with perfect loop nests. The part to be mappe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Immunology Research
سال: 2015
ISSN: 2314-8861,2314-7156
DOI: 10.1155/2015/763461